## ETH zürich

## RISC-V for Real-time MCUs – Software Optimization and Microarchitectural Gap Analysis Robert Balas, Luca Benini

and interrupt latency



MOTIVATION BACKGROUND **Goal**: Characterize hardware gap Increasing RISC-V with respect to ARM Cortex Series adoption in IoT/embedded Systems (MCU) RTL Simulator Measurement Setup RTL Testbench Dealing with Real-time Benchmark src cv32e40p gcc constraints FreeRTOS src ELF Analyze RISC-V real-time /anilla/Ontimiz DESCRIPTION Š support Setup **Baseline Characterization using** the cv32e40p and vanilla FreeRTOS Software Optimizations FreeRTOS Use features of hardware and Identified and quantified compiler options S hardware gaps in the Simulation and measurments INSIGHT NEW **RISC-V** Ecosystem with Cycle accurate respect to real-time On synthetic and real-life **RISC-V** solutions lag (power control unit) benchmark behind ARM Cortex Series Measure context switch time

